Browse wiki
From CERES
Integrating a 2D mesh network-on-chip to an architecture generation tool to generate manycore architectures |
Level | Master + |
---|---|
OneLineSummary | Integration of an existing network-on-chip to a tool written in Chisel (scala). + |
StudentProjectStatus | Open + |
Supervisors | Süleyman Savaş + , Zain Ul-Abdin + |
Title | Integrating a 2D mesh network-on-chip to an architecture generation tool to generate manycore architectures + |
Has improper value forThis property is a special property in this wiki. | References + |
Categories | StudentProject + |
Modification dateThis property is a special property in this wiki. | 10 October 2018 08:39:59 + |
hide properties that link here |
No properties link to this page. |