Publications:The REMAP Reconfigurable Architecture : a Retrospective
From CERES
| Title | The REMAP Reconfigurable Architecture : a Retrospective |
|---|---|
| Author | Lars Bengtsson and Arne Linde and Tomas Nordström and Bertil Svensson and Mikael Taveniku |
| Year | 2006 |
| PublicationType | Book Chapter |
| Journal | |
| HostPublication | FPGA Implementations of Neural Networks |
| DOI | http://dx.doi.org/10.1007/0-387-28487-7_12 |
| Conference | |
| Diva url | http://hh.diva-portal.org/smash/record.jsf?searchId=1&pid=diva2:237556 |
| Abstract | The goal of the REMAP project was to gain new knowledge about the design and use of massively parallel computer architectures in embedded real-time systems. In order to support adaptive and learning behavior in such systems, the efficient execution of Artificial Neural Network (ANN) algorithms on regular processor arrays was in focus. The REMAP-β parallel computer built in the project was designed with ANN computations as the main target application area. This chapter gives an overview of the computational requirements found in ANN algorithms in general and motivates the use of regular processor arrays for the efficient execution of such algorithms. REMAP-β was implemented using the FPGA circuits that were available around 1990. The architecture, following the SIMD principle (Single Instruction stream, Multiple Data streams), is described, as well as the mapping of some important and representative ANN algorithms. Implemented in FPGA, the system served as an architecture laboratory. Variations of the architecture are discussed, as well as scalability of fully synchronous SIMD architectures. The design principles of a VLSI-implemented successor of REMAP-β are described, and the paper is concluded with a discussion of how the more powerful FPGA circuits of today could be used in a similar architecture. |
