

SIMD Intrinsics on Managed Language Runtimes



Alen Stojanov
ETH Zurich



Ivaylo Toskov
ETH Zurich



Tiark Rompf
Purdue




Markus Püschel
ETH Zurich

*Published at Proc. Symposium on Code Generation
and Optimization (CGO), 2018, pp. 2-15*

ETH zürich

PURDUE
UNIVERSITY.

Managed Languages



Pros

- General Purpose
- Robust & Portable
- High-level features

Cons

- Lack low-level control
- Access to machine specific instructions

Low-level Languages



Pros

- Architecture and micro-architecture specific
- Fast code


Cons

- Lack high-level features

3

Discrete Fourier transform on Intel Core i7 (4 cores)

Performance [Gflop/s]



4

Can we combine benefits of both?

**Yes, by supporting SIMD
in the managed language.**

What is SIMD?

**Single
Instruction
Multiple Data**



SISD

$$\begin{array}{rcl} \boxed{1} & = & \boxed{1} + \boxed{1} \\ \boxed{2} & = & \boxed{2} + \boxed{2} \\ \boxed{3} & = & \boxed{3} + \boxed{3} \\ \boxed{4} & = & \boxed{4} + \boxed{4} \end{array}$$

SIMD



$$\boxed{1, 2, 3, 4} = \boxed{1} + \boxed{2} + \boxed{3} + \boxed{4}$$

Scalar

```
#define T double
void add(T* x, T* y, T* z, int N) {
    for(int i = 0; i < N; ++i) {
        T xl, yl, zl;
        xl = x[i];
        yl = y[i];
        zl = xl + yl;
        z[i] = zl;
    }
}
```

SISD

1	=	1	+	1
2	=	2	+	2
3	=	3	+	3
4	=	4	+	4

AVX x4

```
#define T double
void add(T* x, T* y, T* z, int N) {
    for(int i = 0; i < N; i += 4) {
        _mm256_loadu_pd(x + i);
        yl = _mm256_loadu_pd(y + i);
        zl = _mm256_add_pd(xl, yl);
        _mm256_storeu_pd(z + i, zl);
    }
}
```

SIMD

1	=	1	+	1
2		2		2
3		3		3
4		4		4

7

Scalar

```
#define T double
void add(T* x, T* y, T* z, int N) {
    for(int i = 0; i < N; ++i) {
        T xl, yl, zl;
        xl = x[i];
        yl = y[i];
        zl = xl + yl;
        z[i] = zl;
    }
}
```

SISD

```
LBB0_3:
    movsd (%rdi,%rax,8), %xmm0
    addsd (%rsi,%rax,8), %xmm0
    movsd %xmm0, (%rdx,%rax,8)
    incq %rax
    cmpl %eax, %r9d
    jne LBB0_3
```



AVX x4

```
#define T double
void add(T* x, T* y, T* z, int N) {
    for(int i = 0; i < N; i += 4) {
        _mm256_loadu_pd(x + i);
        yl = _mm256_loadu_pd(y + i);
        zl = _mm256_add_pd(xl, yl);
        _mm256_storeu_pd(z + i, zl);
    }
}
```


SIMD

```
LBB0_3:
    vmovupd (%rdi,%r10,8), %ymm0
    vaddpd (%rsi,%r10,8), %ymm0, %ymm0
    vmovupd %ymm0, (%rax)
    addq $4, %r10
    addq $32, %rax
    addq $1, %rcx
    jne LBB0_3
```

8



There are *many* SIMD instructions



11

How can you include all intrinsics?
Idea #1: Get a Master student to do it



Ivaylo Toskov
ETH Zurich

Idea #2: Generate them automatically

The Intel Intrinsics Guide is an interactive reference tool for Intel intrinsic instructions, which are C style functions that provide access to many Intel instructions - including Intel® SSE, AVX-512, and more - without the need to write assembly code.

`_mm_search`

`_m128i_mm_abs_epi16 (_m128i a)` vpabsw
`_m128i_mm_mask_abs_epi16 (_m128i src, __mmask8 k, _m128i a)` vpabsw
`_m128i_mm_maskz_abs_epi16 (_mmask8 k, _m128i a)` vpabsw
`_m256i_mm256_abs_epi16 (_m256i a)` vpabsw

data-3.3.16.xml

`_m512i_mm512_maskz_abs_epi16 (_mmask32 k, _m512i a)` vpabsw
`_m128i_mm_abs_epi32 (_m128i a)` pabsd
`_m128i_mm_mask_abs_epi32 (_m128i src, __mmask8 k, _m128i a)` vpabd
`_m128i_mm_maskz_abs_epi32 (_mmask8 k, _m128i a)` vpabd
`_m256i_mm256_abs_epi32 (_m256i a)` vpabd
`_m256i_mm256_mask_abs_epi32 (_m256i src, __mmask8 k, _m256i a)` vpabd
`_m256i_mm256_maskz_abs_epi32 (_mmask8 k, _m256i a)` vpabd
`_m512i_mm512_abs_epi32 (_m512i a)` vpabd
`_m512i_mm512_mask_abs_epi32 (_m512i src, __mmask16 k, _m512i a)` vpabd
`_m512i_mm512_maskz_abs_epi32 (_mmask16 k, _m512i a)` vpabd

13

But how do we
“include”
the intrinsics ?



Use JNI and invoke intrinsics
functions directly in Java ?



Modify the JVM?

- Jitrino JIT with JVLI
- Panama JVM
- GraalVM



Staging: Embedded DSL +
Lightweight Modular Staging (LMS)

what is staging ?

Non-Staged

```
def add (
```

```
    a: Float,  
    b: Float  
): Float = {  
    a + b  
}
```

normal CPU
execution




5

Staged

```
def add (
```

```
    a: Rep[Float],  
    b: Rep[Float]  
): Rep[Float] = {  
    a + b  
}
```

execution delayed
AST created



Plus(2, 3)


17

Staging eDSLs

```
float add (
```

```
    float a,  
    float b  
) = {  
    return a - b;  
}
```

Unparsing
to C code




- Write eDSL statements
- Generate AST
- Optimize, rewrite

```
def add (
```


```
    a: Rep[Float],  
    b: Rep[Float]  
): Rep[Float] = {  
    a + b * (-1)  
}
```



Staging



18

How do we make use of staging?





Challenge #1

LMS has read / write effects

- Produce the effects automatically using the category data in the Intel Intrinsics Guide

```
<intrinsic tech='AVX' nettype='__m256d'
  name='mm256_load_pd'>
  <type>Floating Point</type>
  <CPUID>AVX</CPUID>

  <category>Load</category>

<parameter
  varname='mem_addr'
  type="double const *"
 />
<instruction name='vmovupd' form='ymm, m256' />
<header>immintrin.h</header>
</intrinsic>
```

Challenge #2

JVM imposes method size limits ~ 64kB, affecting the **mirror** routine

- Split the implementation into multiple classes
 - Make one trait inherit all split classes

Mtrks	Switched to version 0.0.2	Latest commit 9fd6ac3 a day ago
AVX-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX00-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX01-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX2-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX200-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX201-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX3-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX300-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX301-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX302-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX303-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX304-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX305-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX306-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX307-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX308-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX309-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX310-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX311-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX312-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX313-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX314-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX315-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX316-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX317-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX318-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX319-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX320-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX321-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX322-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX323-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX324-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX325-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX326-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX327-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX328-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX329-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX512_KNC00-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
AVX512_KNC01-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
FMA-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago
IntrinsicsBase-scala	Added reset method for Intrinsics headers.	a day ago
IntrinsicsGenerator-scala	Switched to version 0.0.2	11 hours ago
KNC-scala	Re-generated all intrinsics to accommodate newest changes.	2 days ago

Challenge #3

Type Mappings – unsigned?

- Use Scala Unsigned for unsigned operations.

Challenge #4

Pointers?

- Disallow and use memory offsets instead

Challenge #5


Implement Arrays only?

- Abstract containers for the need of the DSL

No description, website, or topics provided.

Branch: master	New pull request	Create new file	Upload files	Find file	Clone or download
ivtoskov committed on GitHub Fixed a typo in README.md Latest commit 8e83dce 5 hours ago					
project	Separate the implicit ArrayContainer from IntrinsicsBase	14 days ago			
src	Added reset method for intrinsics headers.	9 hours ago			
stats	Re-generated all intrinsics to accommodate newest changes.	a day ago			
.gitignore	Ignore IntelliJ Idea files.	a month ago			
LICENSE	Initial commit	a month ago			
README.md	Fixed a typo in README.md	5 hours ago			
build.sbt	Added sbt information for publishing to Maven central.	23 days ago			
publish.sbt	Adjusted the developer's information to conform with different versio...	13 days ago			
version.sbt	Added sbt information for publishing to Maven central.	23 days ago			

How do we develop code using the intrinsics ?



Matrix-Matrix Multiplication In ~40 LOC

Using Scala features:

- Collections and iterators
- Pattern matching
- Closures

```
// Perform Matrix-Matrix-Multiplication
def staged_mm_blocked (
    a      : Rep[Array[Float]],
    b      : Rep[Array[Float]],
    c_imm : Rep[Array[Float]],
    n     : Rep[Int]           // assume n == 8k
): Rep[Unit] = {
    val c_sym = c_imm.asInstanceOf[Sym[Array[Float]]]
    val c = reflectMutableSym(c_sym)
    forloop(0, n, fresh[Int], 8, (kk: Exp[Int]) => {
        forloop(0, n, fresh[Int], 8, (jj: Exp[Int]) => {
            // Load the block of matrix B and transpose it
            val blockB = transpose((0 to 7).map { i =>
                _mm256_loadu_ps(b, (kk + i) * n + jj)
            })
            // Multiply all the vectors of a of the
            // corresponding block column with the running
            // block and store the result in matrix C
            forloop(0, n, fresh[Int], 1, (i: Exp[Int]) => {
                val rowA = _mm256_loadu_ps(a, i * n + kk)
                val mulAB = transpose(
                    blockB.map(_mm256_mul_ps(rowA, _))
                )
                def f(l: Seq[Exp[_m256]]): Exp[_m256] = l.size match {
                    case 1 => l.head
                    case s =>
                        val lhs = f(l.take(s/2))
                        val rhs = f(l.drop(s/2))
                        _mm256_add_ps(lhs, rhs)
                }
                val rowC = _mm256_loadu_ps(c, i * n + jj)
                val accC = _mm256_add_ps(f(mulAB), rowC)
                _mm256_storeu_ps(c, accC, i * n + jj)
            })
        })
    })
}
```


29

Intel(R) Xeon(R)
E3-1285L v3 3.1 GHz
AVX2, Debian 8 (jassie)

Intel C++ Composer 17.0.0
kernel 3.16.43-2+deb8u3

Java: 1.8
HotSpot: 25.144-b01
Bench: ScalaMeter

Intel's Hyper-Threading: Off
Intel Turbo Boost: Off




30

Intel(R) Xeon(R)
E3-1285L v3 3.1 GHz
AVX2, Debian 8 (jassie)

Intel C++ Composer 17.0.0
kernel 3.16.43-2+deb8u3

Java: 1.8
HotSpot: 25.144-b01
Bench: ScalaMeter


Intel's Hyper-Threading: Off
Intel Turbo Boost: Off



31

Low Precision arithmetic

Dot product 32, 16, 8 and 4-bit precision (quantized arrays):
up to **40x improvements**



32

33

Summary

- Systematic generation of SIMD eDSL
- Metaprogramming & staging to give back control to the developer
- Support of low level instructions in managed language runtime
- Abstraction with no regret

Flowchart of the SIMD eDSL generation process:

```

graph TD
    A[Parse XML intrinsics specification] --> B[Infer intrinsic mutability]
    B --> C[Generate ISA specific DSL in LMS]
    C --> D[case class Def[T] : ① Definition  
Def[T] → Exp[T] : ② SSA  
Exp[T] → String : ③ Mirroring  
Def[T] → String : ④ Un-parsing]
    D --> E[Split each ISA specific DSL into subclasses]
    E --> F[intrinsics.scm SSE scms / AVX.scms /]
    F --> G[Start developing SIMD code]
    G --> H[Implement a native function placeholder : ⑤]
    H --> I[Main one or several ISA-specific eDSLs : ⑥]
    I --> J[Implement the SIMD staged function : ⑦]
    J --> K[Call compile to generate native code : ⑧]
    K --> L[Start the Java Virtual Machine (JVM)]
    L --> M[Detect available C/C++ compilers]
    M --> N[Inspect the system through CPUID]
    N --> O[Infer available ISAs and compiler flags]
    O --> P[LMS: remove abstraction & generate C code]
    P --> Q[Compile and link the code to the JVM]
    Q --> R[Use high performance SIMD code]
  
```

Performance Metrics:

Rops / Cycle [Hz]

Size	Java SAXPY [Hz]	LMS generated SAXPY [Hz]	LMS generated MMM [Hz]
2^1	0.5	0.5	0.5
2^2	1.0	1.0	1.0
2^3	1.5	1.5	1.5
2^4	2.0	2.0	2.0
2^5	2.5	2.5	2.5
2^6	3.0	3.0	3.0
2^7	3.5	3.5	3.5
2^8	3.0	3.0	3.0
2^9	2.5	2.5	2.5
2^10	2.0	2.0	2.0

Rops / Cycle [Hz]

Size	Java MM99 [Hz]	Java MM99 (triple loop) [Hz]	LMS generated MMM [Hz]
8264	4.0	4.0	4.0
128	1.0	1.0	1.0
192	1.0	1.0	1.0
256	1.0	1.0	1.0
320	1.0	1.0	1.0
384	1.0	1.0	1.0
448	1.0	1.0	1.0
512	1.0	1.0	1.0
576	1.0	1.0	1.0
640	1.0	1.0	1.0
704	1.0	1.0	1.0
768	1.0	1.0	1.0
832	1.0	1.0	1.0
896	1.0	1.0	1.0
960	1.0	1.0	1.0
1024	1.0	1.0	1.0

34