Title Static Consistency Checking for Verilog Wire Interconnects : Using dependent types to check the sanity of verilog descriptions