Difference between revisions of "WG211/M12Schultz"
From WG 2.11
(Created page with "The linear-time simulation of 2-way deterministic pushdown automata (2DPDA) is revisited. Following the semantics-based approach by Jones, a recursive interpreter is given which,...") |
|||
| (One intermediate revision by one other user not shown) | |||
| Line 1: | Line 1: | ||
| − | + | ''Automatic Generation of an Electronics-to-Middleware Interface Layer'' by Ulrik Pagh Schultz, joint work with Anders Lange | |
| + | |||
| + | This talk reports on a work-in-progress, the development of a DSL for | ||
| + | automatically generating VHDL and high-level code for using FPGAs to | ||
| + | interface electronics (sensors and actuators) to high-level | ||
| + | middleware. All real-time control is handled in the FPGA, and the | ||
| + | approach allows software components to be easily migrated from | ||
| + | high-level middleware to a real-time context executing on the FPGA. | ||
| + | This talk presents the overall idea, with a focus on current | ||
| + | considerations on design and implementation related to program | ||
| + | generation. | ||
Latest revision as of 13:53, 28 May 2013
Automatic Generation of an Electronics-to-Middleware Interface Layer by Ulrik Pagh Schultz, joint work with Anders Lange
This talk reports on a work-in-progress, the development of a DSL for automatically generating VHDL and high-level code for using FPGAs to interface electronics (sensors and actuators) to high-level middleware. All real-time control is handled in the FPGA, and the approach allows software components to be easily migrated from high-level middleware to a real-time context executing on the FPGA. This talk presents the overall idea, with a focus on current considerations on design and implementation related to program generation.
